ABSTRACT High-voltage dc/dc converter is the key equipment to interconnect high-voltage dc (HVdc) systems with different voltage levels and to build dc grid. This paper presents a novel three-port modular dc/dc converter (TP-MDCC) to interconnect three HVdc systems, and it offers the following merits: 1) high efficiency for the elimination of multiple dc/ac conversion stages and transformers; 2) modular design and small submodule (SM) capacitance requirement; 3) low dv/dt stress; and 4) the sorting algorithm of the SM capacitor voltages needs only to be executed twice in a period, which poses small computation burden. In this paper, the operation principle and the control strategy of the TP-MDCC are analyzed, and the simulation and experimental results verify the effectiveness of the converter.
I. INTRODUCTION
High voltage dc (HVDC) grid technology is the efficient method for renewable energy integration [1] , [2] . However, just like the function of the ac transformer in ac grid, dc transformer (i.e., dc/dc converter) is the key equipment to interconnect the HVDC systems with different voltage levels. Several topologies of isolated [3] , [4] or non-isolated [5] , [7] - [11] high voltage dc/dc converters applied in HVDC grid have been reported, and they pose satisfactory performance to interconnect two HVDC systems. Nevertheless, to interconnect multiple HVDC systems, numerous distinct dc/dc converters are required, and interchanging power between different HVDC systems is not flexible [12] , [20] . Another method is to utilize multiport dc/dc converter.
The multiport dc/dc converters developed for low/medium voltage ranges [13] , [14] are not applicable here for the high voltage level rated for hundreds of kilovolts, which means a series connection of hundreds of power devices should be employed [7] . This makes the driving units quite complicated [15] and produces extremely high dv/dt stress [3] . Moreover, the high-frequency operation is not acceptable in HVDC application due to the switching losses and gating characteristics.
Modular multilevel converter (MMC) [16] based on cascaded submodules (SMs) has been widely applied in high voltage dc/ac conversion. Apparently, the multiport dc/dc converter based on MMCs with an intermediate ac link [3] can efficiently achieve multiport dc/dc conversion, as shown in Fig. 1 . However, this is a costly solution because multiple dc/ac conversion stages are required, and the ac transformers employed for voltage stepping further increase the system cost, volume, and power loss. Auto transformer has been the preferable choice in ultra-high voltage ac grid due to its merits of high efficiency and low cost [17] , though it can not achieve electric isolation. Likewise, electric isolation may not be necessary in HVDC grid to achieve high efficiency, and a novel multiport dc/dc autotransformer (DC AUTO) was proposed in [12] , as shown in Fig. 2 . It reduces the required capabilities of the ac transformers and MMCs with comparison to the multiport dc/ac/dc converter [5] , but the ac transformers are still required. As the MMC operating with power frequency results in large system volume due to the quite large SM capacitance, medium ac frequency should be adopted according to [18] . However, the core losses of the transformers will be increased because of the medium-frequency operation [19] , [32] .
The multiport LCL dc hub proposed in [20] can achieve high voltage stepping ratio without ac transformers. The multiport LCL dc hub can be built by constructing multiple MMCs and linking the ac terminals of these MMCs by the LCL circuit [18] , as shown in Fig. 3 . The LCL dc hub is convenient for medium-frequency operation due to the elimination of medium-frequency ac transformer, and it achieves good trade-off between the converter size and power loss [18] - [20] . However, the multiple dc/ac conversion stages are still required. A transformer-less multiport modular multilevel dc/dc converter was proposed in [21] to achieve high voltage ratio, but the ports are not common-grounding. In addition, the series connection of power switches should be employed for HVDC application where all ports are rated for hundreds of kilovolts. This paper presents a novel three-port dc/dc converter based on cascaded SMs. It eliminates the full-rated intermediate ac link and no longer requires ac transformers, so that the efficiency can be improved. Furthermore, it provides low dv/dt stress, small SM capacitance requirement and reduced computation complexity due to the stepped 2-level modulation. The operation principle is described in detail and verified by the simulation and experimental results.
II. THREE-PORT MODULAR DC/DC CONVERTER
A. CIRCUIT TOPOLOGY OF TP-MDCC Fig. 4 exhibits the circuit topology of the proposed three-port modular dc/dc converter (TP-MDCC). The TP-MDCC interconnects three HVDC systems: V dc1 , V dc2 and V dc3 , where
. One-phase TP-MDCC can functionally transfer power, but the three-phase interleaving configuration is employed to increase the power rating and reduce the current ripple of each port. Each phase leg is comprised of three chains of cascaded submodules (i.e., chain-links 1, 2 and 3), and each chain-link contains n half-bridge SMs (HBSMs). 
B. OPERATION PRINCIPLE OF TP-MDCC
The phase of each phase leg is alternated by 2π/3, and onephase TP-MDCC is analyzed in this section for simplification. The high-level and low-level states of the chain-link are defined here [7] , [35] . If all SM capacitors in the chain-link are inserted, the chain-link voltage is nV C , it is called the high-level state of the chain-link. If all SM capacitors in the chain-link are bypassed, the chain-link voltage is 0, it is called the low-level state of the chain-link. Suppose the SM capacitor voltage V C satisfies
The basic steady-state waveforms of the one-phase TP-MDCC are shown in Fig. 5(a) , where v Cl1 , v Cl2 and v Cl3 VOLUME 6, 2018 Fig. 5(a) 
If V dc1 is delivering power to V dc2 and V dc3 , v Cl2 should lag v Cl1 , and v Cl3 should lag v Cl2 , so that proper ac circulating current i ac_cir can be generated among chain-links to ensure the voltage balance of the SM capacitors in all chainlinks [5] , [8] , [35] , as shown in Fig. 4 . The ac circulating current is defined as the ac component of i 1 , which is also the ac component of i 2 and i 3 if the current ripples of i Lf 1 and i Lf 2 are ignored. The waveform of i ac_cir is shown in Fig. 5(a) . The shifted-phase duty ratio between v Cl1 and v Cl2 is d s1 , and that between v Cl2 and v Cl3 is d s2 , as seen from Fig. 5(a) .
At steady state, the TP-MDCC has six stages in a period T :
Chain-links 1 and 3 work in the high-level state, chain-link 2 works in the lowlevel state. Then, the voltages across
can be respectively obtained as , from which we can see that the current ripple of each port is reduced, and the fluctuation frequency of the ripples is tripled. As a result, relatively small dc filter needs to be implemented at each port to further bypass the current ripples. Moreover, according to the analysis in [3] , the distributed capacitance and inductance of dc cable is enough to filter the current ripple to acceptable limits.
C. STEADY-STATE ANALYSIS
To achieve the voltage-second balances of the filter inductors L f 1 and L f 2 , we can obtain the steady-state values of d 1 , d 2 and d 3 as
As seen from Fig. 5 (a), three platforms exist in the waveform of i 1 . Assume the values of these three current platforms are I 1 , I 2 and I 3 , respectively. Referring to the discussion in Section II-B, we can obtain the relationships between I 1 , I 2 and I 3 as
In general, the arm inductance L a is selected a relatively small value to enable high commutation rates [8] , [22] , so that d s1 and d s2 are quite small. Accordingly, the energy absorbed by chain-link 1 in a period, i.e., W Cl1 , can be obtained as
In order to ensure the voltage balance of the SMs, W Cl1 should be zero, which indicates that I 1 should be close to zero in terms of (5) .
Assuming the powers transferred from V dc1 to V dc2 and V dc3 are P 1 and P 2 , respectively, and ignoring the ripples of i Lf 1 and i Lf 2 for simplification, we can obtain that i Lf 1 ≈ P 1 /V dc2 and i Lf 2 ≈ P 2 /V dc3 . Then, similar with the power analysis of chain-link 1, the energies absorbed by chain-links 2 and 3 in a period, i.e., W Cl2 and W Cl3 , can be respectively obtained as
Accordingly, to achieve the power balance of chainlinks 2 and 3, we have
It should be noted that the TP-MDCC can also handle bidirectional power conversion at each port. For instance, if V dc2 is delivering active power to other ports, d s1 should be negative value, i.e., v Cl1 should lag v Cl2 . Similarly, if V dc3 is delivering active power to other ports, d s2 should be negative value.
III. CONTROL STRATEGY OF TP-MDCC A. VOLTAGE BALANCE OF SMS
The stepped 2-level modulation, which were proposed in [7] and [35] , is adopted in the TP-MDCC to ensure the voltage balance of the SM capacitors and alleviate the dv/dt stress. The chain-link voltage is exhibited in Fig. 6 , from which it can be seen that the voltage transient process exists between the high-level and low-level states.
As discussed in [35] , during the voltage transient process, the chain-link inserts or bypasses the proper SM capacitor based on the sorting result of the SM capacitor voltages and the polarity of the chain-link current, so that the voltage balance of the SM capacitors can be ensured. The voltage rankings of the un-inserted or un-bypassed SMs during the voltage transient process won't change at steady or dynamic states because the SM capacitances in a chain-link are supposed to be the same, which means the sorting algorithm of the SM capacitor voltages is not required to be executed during the voltage transient process [7] , [35] . The stepped 2-level modulation significantly reduces the computation complexity when compared with the sin-wave modulated converters [7] , [35] , so that the control system is practical even if hundreds of SMs are employed. Note that the stepping number n may be reduced in practical application to ensure the transition time is smaller than the period [35] .
B. CLOSED-LOOP CONTROL
If the powers transferred from V dc1 to V dc2 and V dc3 are P 1 and P 2 , respectively, the average value of i 1 should be (P 1 + P 2 )/V dc1 . According to the waveform of i 1 and manipulating (4), we can respectively express I 1 , I 2 and I 3 as
The above expressions indicate that if d s1 is increased, I 1 will decrease, I 2 and I 3 will increase, and vice versa. Referring to (5) and (6), the energies absorbed by three chain-links are respectively related to I 1 , I 2 and I 3 . Thus, modifying d s1 can effectively adjust the average value of the SM capacitor voltages in chain-link 1 (v C1 ) to follow the average voltage of total SMs (v C ), as given in Fig. 7 . Similarly, d s2 can be utilized to force the average value of the SM capacitor voltages in chain-link 3 (v C3 ) to followv C . In addition, low-pass filters are employed to bypass the fluctuations of the SM capacitor voltages. With this arrangement, the average voltages of the SM capacitors in three chain-links can be balanced.
To make the transferred powers follow their reference values, the filter inductor currents i Lf 1 and i Lf 2 should be regulated, by adapting d 2 and d 3 as given in Fig. 7 , and d 1 can be obtained in terms of (2) . Power sharing of three-phase converter is achieved by setting the same current reference of each phase leg. Note that a low-pass filter should be employed to filter the current ripple. Finally, the control scheme of the TP-MDCC can be given in Fig. 7 . VOLUME 6, 2018 
IV. DESIGN PRINCIPLES OF TP-MDCC A. DESIGN OF FILTER INDUCTOR
The voltages across the filter inductors (v Lf 1 and v Lf 2 ) can be easily exhibited in Fig. 8 . If ignoring the current transition time d s2 T, the expressions of the filter inductances (L f 1 and L f 2 ) can be obtained as
where I r1 and I r2 are the inductor current ripples of L f 1 and L f 2 , respectively, and f is the switching frequency. Generally, the filter inductances L f 1 and L f 2 are relatively large (reach hundreds of millihenries for HVDC grid) because the switching frequency of the high voltage power devices would not exceed 1 kHz to reduce the power loss [3] , and such problem also exists in the two-port MDCC with sinewave modulation [5] - [7] , [9] . However, such large inductor design is technically feasible in the existing HVDC transmission projects [24] , [25] , and the coupled inductors can be adopted to decrease the total core volume and cancel the dc flux. The coupled inductors can be installed in bipolar converter or unipolar converter with even phase legs [6] , as exhibited in Fig. 9 . 
B. DESIGN OF ARM INDUCTOR
According to the discussion in [27] , the arm inductance L a should be large enough to suppress the fault current when dc short fault occurs. When a V dc1 -side dc short fault occurs, the smaller L a is, the fault current rise faster. The rising velocity of the fault current i f can be easily expressed as
where α is the rising velocity of fault current. If the upper limit of the rising velocity of i f is α 0 , we have
C. DESIGN OF SM CAPACITANCE According to the waveforms of i 1 and v Cl1 from Fig. 5(a) , the instantaneous power absorbed by chain-link 1, i.e., p Cl1 , can be obtained in Fig. 10 , from which the relationship between the SM capacitance C sm and the fluctuation coefficient ε v can be easily obtained as
where ε v is the fluctuation coefficient of SM capacitor voltage. It can be observed from (15) that the smaller arm inductance L a will lead to smaller SM capacitance C sm . The main reason is that the charging and discharging area of the SM capacitors are small if small L a is adopted [7] , [35] , as shown in Fig. 10 . Generally, L a is properly selected (e.g., several millihenries), so that rising velocity of the fault current can be suppressed, and the required SM capacitance is still much smaller than the MDCC with sin-wave modulation. Likewise, the SM capacitance requirements of the other two chain-links are also small, as verified by the simulation performed in Section VI.
V. BRIEF COMPARISON WITH PRIOR ARTS OF MULTI-PORT DC/DC CONVERTERS
The TP-MDCC is compared to the LCL dc hub [12] and DC AUTO [20] through a study case. The voltage levels and rated power of the study case are listed in Table 1 . The selected IGBT is 5SNA1000N330300 IGBT module from ABB corporation. The operation frequencies of the MMCs in the LCL dc hub and DC AUTO are set 500Hz to achieve good trade-off between the converter volume and power loss [18] . The power losses of these three converters are evaluated and listed in Table 2 . The parameter designs of the MMCs and LCL circuit are referred to [18] , [20] , and [27] . The power losses of the MMCs are calculated by the model presented in [28] , and the switching frequency is supposed to be twice (generally 2 ∼ 4 times [29] , [30] ) the operation frequency, i.e., 1 kHz. The switching frequency of the TP-MDCC is also set 1 kHz to fairly compare the converters. Coupled inductors with 0.4 mutual induction coefficient [31] are employed in the TP-MDCC to increase the equivalent inductances and cancel the dc flux. Air-core inductor with current density of 2A/mm 2 is used for inductor design, and inductor losses are mainly composed by winding conduction loss [18] , [19] , [32] . Referring to [32] , the core losses of 500 Hz transformer amount to approximately 1.7% of the transferred power, so it is assumed that the efficiency of the transformers in DC AUTO is 98.3%.
These three converters all offer acceptable converter size for the medium-frequency operation, which extremely reduces the SM capacitance [18] . The filter inductances of the TP-MDCC respectively reach 180mH and 230mH, but such inductors with air-core design are technically feasible in the constructed HVDC transmission projects. For instance, the filter inductance in the line commutation converter (LCC) based HVDC project reaches 600mH (500kV) [24] , and the arm inductance in the MMC based HVDC projects reaches 360mH (200kV) [25] . According to the authors' correspondence with engineers in the constructed HVDC projects, the occupied volume of 200mH inductor is about 1/6 of that of the ac transformer, and the weight of 200mH inductor is about 1/15 of that of the ac transformer. Thus, the volume and weight of the TP-MDCC will not be increased with comparison to the DC AUTO.
Thanks to the elimination of multiple dc/ac conversion stages, the switching losses and conduction losses of the DC AUTO and TP-MDCC are both reduced when compared with the LCL dc hub, as seen from Table II . The TP-MDCC, DC AUTO and LCL dc/dc converter respectively require 1800, 1200 and 2910 SMs. Though the required SMs of the TP-MDCC are about 50% more than that of DC AUTO, the switching and conduction losses of these two converters are close. However, the power losses of the high voltage inductors with air-core design in the TP-MDCC are far smaller than the power losses of the transformers in DC AUTO [32] . Thus, the TP-MDCC has the highest efficiency among these three converters. The transferred power of high voltage dc grid is generally rated at hundreds or even thousands of megawatts, and 0.8% higher efficiency would generate great economic benefit, which means the proposed TP-MDCC may be the promising topology for the integration of three HVDC systems. As discussed in Section III-A, the stepped 2-level operation of the TP-MDCC also offers the dramatically reduced computation burden, which makes the control system practical even if hundreds of SMs are adopted.
To further compare the efficiencies of these three converters, two study cases with different voltage stepping ratios are also provided. It can be seen from Tables 3 and 4 that as voltage stepping ratio increases, the efficiencies of the DC AUTO and TP-MDCC decrease. The power losses of the switches in the TP-MDCC are slightly larger than that in the DC AUTO, but the quite large power losses of the transformers still result in lower efficiency of the DC AUTO. As seen from Table 4 , when the maximum voltage stepping ratio (defined as V dc1 /V dc3 ) reaches 5, the efficiency of the VOLUME 6, 2018 
TP-MDCC is close to that of the LCL dc hub, this means the maximum voltage stepping ratio of the TP-MDCC may not exceed 5, which is also the main drawback of the traditional non-isolated dc/dc converters. Referring to [11] and [12] , the voltage stepping ratio for dc/dc conversion in HVDC grid is generally below 5, which means the TP-MDCC can cope with most cases of interconnecting HVDC systems, but for high voltage stepping ratio (>5) application, the LCL dc hub is the better choice.
Compared with the isolated dc/ac/dc converters [3] , these three converters all lose the ability of electric isolation, however, efficiency may have higher priority with comparison to electric isolation for the quite large transferred power, just like the application of autotransformer in high voltage ac grid [17] . Moreover, the DC AUTO and TP-MDCC an achieve dc fault blocking capability if partial SMs employ the bipolar SM, e.g., the self-blocking SM [11] . The dc fault blocking capability of the bipolar SMs has been sufficiently discussed in [6] , [11] , and [33] .
VI. SIMULATION AND EXPERIMENTAL RESULTS

A. SIMULATION RESULTS
The three-phase TP-MDCC is simulated on Matlab/Simulink, and the TP-MDCC is interconnecting three dc sources in the simulation system. The main simulation parameters are listed in Table 5 . Each chain-link employs 16 SMs to reduce the computation complexity. Fig. 11 shows the steady-state waveforms of the TP-MDCC when V dc1 transfers power to V dc2 and V dc3 both at full load, where v C1(j) , v C2(j) and v C3(j) are the capacitor voltages of the SMs numbered j in chain-links 1, 2 and 3, respectively. It can be seen from Fig. 11 (a) that three current platforms (I 1 , I 2 and I 3 ) exist in the waveform of i 1 , and their values are respectively close to 0 A, 500 A and 900 A, these values fit the analytical values given in Section II-C. As seen from Fig. 11(b) , though the SM capacitance is only 40µF, the ripples of the SM capacitor voltages are below 4%. Thanks to the interleaving operation, the current ripples of i 2t and i 3t are reduced to ±9% and ±3%, respectively. However, i 1t still has relatively large ripple. Referring to the analyses in [3] , the VOLUME 6, 2018 FIGURE 14. Photograph of prototype. distributed capacitance and inductance of 100-km dc cable can filter such current ripple to acceptable limit. And if the converter is connected to overhead HVDC line, discrete dc capacitor should be installed [3] for the low line capacitance. The simulation results of the TP-MDCC connected to 200-km overhead HVDC line (L dc = 4.1mH/km, R dc = 22m /km, C dc = 9nF/km) and 25µF discrete dc capacitor are shown in Fig. 12 , where i l is the terminal current of the transmission line and v dc1 is the high-voltage side terminal voltage of the converter. From Fig. 12 we can observe that the ripple of i l can be filtered to small value by the line impedance and discrete capacitor, and the ripple of v dc1 is also within 3%. Fig. 13(a) shows the dynamic waveforms of the TP-MDCC under the power step change condition. At t = 0.1s, P ref 1 steps from 192MW to 384MW, P ref 2 steps from 187.5MW to 375MW. As seen from Fig. 13(a) , i 2t and i 3t go into steady state in about 0.08s. From the voltage waveforms of v C1 (1) , v C2 (1) and v C3 (1) , it can be seen that the SM capacitor voltage maximally deviates about 15% of the steady-state value.
According to [11] and [12] , [36] , [37] , power step change is generally not accepted for HVDC converter in case of the overcurrent of power switches, and power slowly change is always adopted in practice. Fig. 13(b) shows the dynamic waveform of the TP-MDCC under the power slowly change condition. The reference of the dc power flowing through V dc2 , i.e., P ref 1 , is decreased linearly from 384 MW to 192 MW during 1.5s-2s, and reversed to -128 MW during 2.5s-3s. The reference of the dc power flowing through V dc3 , i.e., P ref 2 , is decreased linearly from 375 MW to 187.5 MW during 0.5s-1s, and then reversed to −187.5MW during 1.5s-2s. From the waveforms of i 2t and i 3t , we can see that the transferred powers follow their orders. This verifies the effectiveness of the current feedback control, and proves that the TP-MDCC can handle bi-directional power conversion. From the waveforms of the SM capacitor voltages, we can see they are well balanced at both steady and dynamic states though the sorting algorithm is only executed twice a period.
B. EXPERIMENTAL RESULTS
A prototype of the one-phase TP-MDCC was built in our lab to verify the theoretical results, as shown in Fig. 14 . The TP-MDCC is implemented to supply two passive loads paralleled by two filter capacitors (C f 1 and C f 2 ), and the voltages of two passive networks (v dc2 and v dc3 ) are regulated by a voltage feedback control instead of the current feedback control. Each chain-link is comprised of four HBSMs, and the prototype parameters are shown in Table 6 . Fig. 15(a) shows the steady-state response of the converter. It can be seen that the SM capacitor voltage follows its given value. Two dynamic responses of the TP-MDCC are shown in Fig. 15(b) . Initially, the references of v dc2 and v dc3 are set 60 V and 150V, respectively. Then, the reference of v dc2 keeps 150V, while the reference of v dc3 increases from 60V to 100V. As loads R 1 and R 2 are not changed, the average value of i Lf 2 is increased from 1.2 A to 2 A simultaneously. During the dynamic state, v dc3 follows its given value and the SM capacitor voltage keeps balanced. Similarly, when the given value of v dc3 decreases from 100 V to 60 V, v dc3 follows its given value and the SM capacitor voltage remains unchanged, as shown in Fig. 15(b) .
VII. CONCLUSION
This paper has proposed a high voltage three-port dc/dc converter to interconnect three HVDC systems for power conversion. The proposed TP-MDCC eliminates the full-rated intermediate ac link and no longer requires the ac transformer, which poses higher efficiency than the prior arts of MDCCs under low/medium voltage stepping ratio. Furthermore, the TP-MDCC offers the quite small SM capacitance requirement and reduced computation complexity due to the stepped 2-level modulation, this reduces the system volume and makes the control system practical even if hundreds of SMs are adopted. Finally, the simulation and experimental results verify the effectiveness of TP-MDCC at both steady and dynamic states.
